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V I  ABSTRACT 
Propagation delay of a signal through a channel is mea- 
sured by cyclically generating a first step-wave signal 
for transmission through the channel to a two-input 
logic element and a second step-wave signal with a 
controlled delay to the second input terminal of the 
logic element. The logic element determines which 
signal is present first at its input terminals and stores a 
binary signal indicative of that determination for con- 
trol of the delay of the second signal which is advanced 
or retarded for the next cycle until both the propagation 
delayed first step-wave signal and the control delayed 
step-wave signal are coincident. The propagation delay 
of the channel is then determined by measuring the time 
between the first and second step-wave signals out of 
the controlled step-wave signal generator. 
15 Claims, 9 Drawing Figures 
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generator. The controlled delay of the second signal is 
METHOD AND APPARATUS FOR adjusted until its delay is equal to the propagation time 
CHARACTERIZING PROPAGATION DELAYS OF of the first signal through the selected parallel channel. 
INTEGRATED CIRCUIT DEVICES That is accomplished by determining which occurs 
5 first, the delayed first signal out of a selected channel or 
ORIGIN O F  INVENTION the second signal out of the timing waveform generator, 
The invention described herein was made in the per- and adjusting the timing Of the second signal until it 
formance of work under a NASA contract, and is sub- occurs at the same time as the delayed first signal within 
ject to the provisions of Public Law 96-517 (35 U s C  the tolerance of the timing waveform generator. Either 
202) in which the Contractor has elected to retain title. lo  analog or digital techniques may be used for the neces- 
sary feedback control of the timing waveform genera- 
tor. Once the adjustment is made, the time difference BACKGROUND OF THE INVENTION 
This invention relates to a method and apparatus for between the first signal out of the selected channel and 
measuring propagation delays of integrated circuit de- the second signal out of the timing waveform generator 
vices. Such delay measurements are useful for inte- l 5  is measured by a digital clock and stored as a measure of 
grated circuit manufacturing process characterization the propagation delay of the selected channel. A system 
and qualification, and for designing large scale inte- controller may then select another channel using an 
grated circuits. addressable multiplexer. 
Very high speed large scale integrated circuit (IC) To effectively compare the propagation delayed first 
applications have revealed a definite need for assessing 2o signal of the channels with the second signal, a separate 
circuit and device Parameters of importance for high bistable logic element is connected to each channel with 
speed digital circuit designs. The data obtained from one input terminal A connected to the output of the 
high speed test circuits, in conjunction with validated associated channel, and the second input terminal B 
circuit models, can help the IC designer make the connected to receive the second signal. Both A and B 
proper decisions in achieving design goals. The prob- 25 input terminals must be high to produce a change in the 
lem is to obtain data that characterizes propagation signal of the logic element output. In a preferred em- 
through the stages (gates, inverters Or the like) bodiment, a two-input Muller C-element is employed as 
the logic element to compare the time of arrival of the that are to be used in the digital circuit designs. 
first and second signals of either poIarity, with means been made using an integrated circuit ring oscillator 30 for selecting the polarity of the step-wave signals. The 
is determined as a measure of propagation delay 
twice the number of stages furnishes an average delay 
In the pasty propagation delay have 
having many stages, the Operating frequency Of which timing of the second signal is increased until A and B 
are both high (Or low) at the Same time, and then de- through the stages. Dividing the oscillation period by 
propagation through one stage. This method has certain 35 Timing Of the second 
disadvantages. Because propagation delays are inher- 
ently very short for each stage, a very large number of 
creased until both A and B are no longer high (or low). 
is increased during each 
cyc1e until the second overlays the first signal and 
then alternately decreases and increases, each time by a 
stages is required in order to have an easily measured smaller increment, until an output is produced from the 
osci~~ation period. Such a large number of stages re- logic element with the smallest possible increment of 
,+ires too much space on an integrated circuit chip. A 40 adjustment. The time interval between the generation of 
serious problem is that the oscillator is subject to the first signal and the second signal is then measured 
having spurious harmonic modes of oscillation. It is with a counter connected directly to the source of the 
desirable to measure gate propagation delays directly, first and second signals. The channel under test is thus 
without having to use oscillations, and thus be free from not h d e d  by the counter. The only load on the channel 
effects caused by such feedback and coupling. 45 is the logic element which is provided as an integrated 
circuit having approximately the same loading factor as 
OBJECTS AND SUMMARY OF THE every stage in the channel under test. Thus, the bistable 
INVENTION logic element is used as an “on chip” timing sampler to 
decide which of two signal transitions arrives at its 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
An object of the invention is to provide a method for 
measuring propagation delays of stages in an integrated 50 input terminals first. 
circuit which does not rely upon a ring oscillator, and 
therefore requires less space on the chip, and which 
does not load the circuit under test. 
These and other objects of the  invention are achieved 
by a test circuit having a plurality of test channels, each 55 with the accompanying drawings. 
comprised of a number of stages in cascade, such as 
inverters connected in series for propagation of a step- 
wave signal (low to high or  high to low, whichever is 
selected). In one embodiment, the channels are con- 
nected to transmit a propagation delay test signal in 60 
parallel, and in another embodiment in series. In addi- 
tion, series parallel arrangements may be provided for 
the channels with a multiplexer for selection of different 
channels for propagation delay measurements in the 
same manner as a single channel selected from a plural- 65 
ity of parallel channels. A step-wave test signal is ap- 
plied, and after a known delay time a second step-wave 
signal is produced using a controlled timing waveform 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram illustrating the general 
organization of a preferred embodiment of the inven- 
tion. 
FIG. 2a is a block diagram of a first embodiment of a 
test channel and sampler array of FIG. 1, and FIG. 2b 
is a block diagram of a second embodiment of a test 
channel and sampler array. 
FIG. 3 is a more detailed schematic diagram of the 
timing waveform generator of FIG. 1. 
FIG. 4a is a circuit diagram of a Muller C-element 
shown in FIG. 2, and FIGS. 4b and 4c are waveform 
4,6 8 8,947 
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diagrams useful in understanding the operation of the 
element shown in FIG. 4a. 
FIGS. 5a and 56 are waveform diagrams useful in 
understanding the operation of the system of FIG. 1 
using the Muller C-element of FIG. 4a. 
prised of a plurality of cascaded stages, are connected in 
series so that the START signal propagates through the 
channels in sequence rather than in parallel. The output 
of each channel is connected to a Muller C-element as in 
5 the first embodiment of FIG. 2a, and each Muller C-ele- 
ment is connected to receive the STOP signal. 
This embodiment of FIG. 26 lends itself to being 
implemented on every integrated circuit produced from 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
Referring to the drawings, FIG. 1 discloses apparatus a wafer in order to be able to test the propagation delay 
for measuring propagation delays through selected 10 characteristics of the channels on the chip, and thus 
channels of an array 10 shown in FIG. 2a as having a determine the propagation delay characteristics of cir- 
plurality of delay channels 1-128 coupled to an output cuits on the chip, such as microprocessor circuits. How- 
terminal by a multiplexer 11 and a plurality of bistable ever, the embodiment of FIG. 2n could also be used in 
logic element samplers 12, such as a two-input Muller this way, as well as in a way suggested hereinbefore, to 
C-element, or equivalent, such as two cross coupled 15 obtain design data. 
two-input NAND gates. (Each logic element is repre- As will be described more fully with reference to 
sented by the letter C in a circle.) These elements can FIG. 3, a low frequency (200 kHz) clock pulse genera- 
change state only when one input is true, and the other tor 16 periodically initiates a cycle of the timing wave- 
undergoes a transition to true, or one input is false, and form generator. For each cycle, the delay between the 
the other undergoes a transition to false, whichever is 20 START and STOP transitions are adjusted until the 
selected as the first and second test signals to be applied, channel and sampler array 10 produces an output indic- 
namely positive or negative step-wave signals. A system ative of delay time coincidence. At that time, the output 
controller 13, which may be implemented with a pro- of the sampler, (Muller C-element) changes state from 
grammed digital computer, provides the address for high to low, or vice versa, and stores the information 
selectively coupling out the Muller C-element associ- 25 implied by the transition as to which signal arrived first 
ated with a respective one of the delay channels 1-128. until the next cycle of the timing waveform generator. 
For example, the controller may be programmed to The next cycle clock triggers a D-type flip-flop 19 to 
address the delay channels in sequence. change its state. That causes the integrator 18 to ramp 
Each delay channel in FIG. 2a consists of a number down for shorter time delays of the STOP pulse relative 
of stages in cascade, such as CMOS inverters connected 30 to a START pulse generated with each subsequent 
in cascade for propagation of a positive, or negative, cycle clock, until time delay coincidence is again 
step signal. In practice, all of a selected group of chan- sensed, at which time the flip-flop 19 will again change 
nels will have the same number of stages, such as 40, but state. The result is that the time delay of the STOP is 
may have different parameters in the construction of its increased from cycle to cycle until it exceeds the propa- 
stages, e.g., length and width, or some other parameter, 35 gation delay of the START signal, and is then alter- 
such as loading at each stage by fan out to one or more nately decreased and increased from cycle to cycle. The 
other stages not in the chain. The channel and sampler feedback loop will quickly lock the time delay of the 
array 10 is produced as an integrated circuit for the STOP signal onto the propagation delay of the START 
purpose of obtaining propagation delay measurements signal and stablize with the flip-flop 19 changing state 
which can be used for characterization of the IC invert- 40 every clock cycle. After allowing the closed loop to 
ers as a function of the parameters when purposely stabilize, the system controller will cause the timer 15 to 
made different from one channel to the next in order to measure the time between the STOP signal each 
provide a circuit designer with a wide spread of data. START signal over many cycles (typically 105). The 
One group of the channels, such as channels 1-8, may controller then averages the measurements and stores 
be merely deposited metal traces to provide a baseline 45 the time delay for that channel as it selects another 
for the propagation delay measurement. The baseline channel through the multiplexer 11 (FIG. 2a). The 
propagation delay is then subtracted from measured averaging may be made in the timer 15 in order to sim- 
propagation delays of the channels. plify the task of the controller, such as by using a Tek- 
The inputs of all 128 channels are connected to a tronix 5009 counter/timer which counts clock pulses 
common START terminal and the output of each chan- 50 (100 MHz) from an internal clock. 
ne1 is connected to a separate two-input logic element. Instead of programming the controller to allow a 
The second input of each logic element is connected to predetermined time to stabilize for each channel, it 
a common STOP terminal. A step-wave signal applied would be possible to provide logic connected to the 
to the STOP terminal is adjusted in time with respect to flip-flop 19 and clock source 16 to sense when the flip- 
the step-wave signal applied to the START terminal by 55 flop 19 changes state during two successive clock cy- 
a timing waveform generator 14 until its step (edge of cles as an indication that stabilization has been reached. 
transition from low to high, or high to low) is caused to At that time, the next lo5 cycles may be used for propa- 
be in substantial coincidence with the step of the propa- gation delay measurements before selecting another 
gation delayed START signal. At that time, the output channel. However, for channels having 40 stages (e.g., 
of a timer 15, which counts very high frequency (100 60 inverters) in series, the approximate propagation delay 
MGHz) clock pulses, indicates the propagation delay of is known, and the maximum deviation from that can be 
the channel. As will be noted more fully hereinafter, estimated. Consequently, the maximum time to ramp 
propagation delay measurements are made over many the time delay from one extreme to the other can be 
cycles for each channel and then averaged to increase calculated and used as the time for the controller to 
the accuracy and resolution of the measurement. 
FIG. 2b illustrates an alternative embodiment of the The timing waveform generator will now be de- 
channel and sampler array 10 of FIG. l. The basic dif- scribed in more detail with reference to FIG. 3. 
ference is that the channels, each of which may be com- Switches Sla, b and c are shown in a position for select- 
65 allow for stabilization. 
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ing as the mode of operation the measurement of propa- 
gation delays for positive step waveform. With the 
switches in their alternate state, the mode of operation is 
for negative step voltages. Operation in the alternate 
mode will be readily understood from a description of 
the first mode, since they are the same except as to 
polarity, but the ability to select positive and negative 
modes is important because the propagation delay may 
not be equal for both positive and negative transitions of 
a propagated signal. 
Flip-flop 19 receives the output signal of the channel 
and sampler array 10. That output signal will be alter- 
nately high and low for each waveform generating 
cycle. Assuming it is high, the next cycle clock will set 
the flip-flop in its one state with Q high to cause the 
integrator 18 to ramp up. This output ramp controls a 
voltage controlled monostable multivibrator 20 to de- 
crease the timing delay. When the flip-flop 19 is re- 
versed in state by the input signal to initiate another 
timing cycle, the Q output will go low to cause the 
output of the integrator to go low. This alternately 
rising and falling ramp signal will cause the STOP sig- 
nal timing to be alternately decreased and increased by 
operation control of a voltage controlled delay multivi- 
brator 20 via a transistor Q1 used as a voltage controlled 
current source which triggers a D-type flip-flop to its 
zero state with Q low. A noninverting driver 22 feeds 
the STOP signal to the channel and sampler array 10. 
Each clock pulse from the clock generator 16 triggers 
a reset monostable multivibrator 23 which clears the 
flip-flop 21 and a flip-flop 24. This places both flip-flops 
in the zero state. At the trailing edge of the reset pulse, 
a monostable multivibrator 25 is triggered to produce 
an “arm” signal. The trailing edge of the reset signal 
also triggers a monostable multivibrator 26 which pro- 
duces a short pulse for presetting the flip-flop 21 to the 
one state which, through the noninverting driver 22, 
produces a high STOP signal. 
The trailing edge of the arm signal also triggers the 
5 
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voltage controlled delay monostable multivibrator 20 40 
and a monostable multivibrator 27 which produces a 
predetermined time delay before the START signal is 
initiated. This provides for an offset in the START 
signal so that it will be possible to control the STOP 
signal down to zero propagation delay measurements. 45 
Note that in this implementation it is the trailing edge of 
the STOP signal that is adjusted in timehntii it coin- 
cides with the leading edge of a START signal that has 
been delayed in propagation through the channel. 
When the monostable multivibrator 20 times out, its 
trailing edge triggers the flip-flop 21, thus causing the 
STOP signal to terminate (Le., causing a step transition 
in the STOP signal. In the meantime, the START signal 
has been initiated on the trailing edge of the pulse from 
the monostable multivibrator 27 by triggering the flip- 
flop 24 to its one state. A noninverting driver 28 trans- 
mits the START signal to the channel array. 
Before discussing the circuit of FIG. 3 further in 
respect to the feedback from the output of the channel 
and sampler array 10 to the input of the flip-flop 19, the 
organization and operation of the Muller C-elements 
will be described with reference to FIGS. 4u, b and c. A 
Muller C-element is comprised of a CMOS inverter 
having two N-channel transistors N1 and N2 and two 
P-channel transistors P I  and P2. The channel delayed 
START signal is applied to the A terminal connected to 
the gates of transistors N? and P2, and the STOP signal 
is applied to the B terminal connected to the gates of 
50 
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transistors Nl and P I .  While both A and B are low, both 
transistors P I  and P2 are on, and VO=VDD. When A is 
low and B is high, no transistor will conduct, and the 
capacitor C is isolated from ground VDD. Conse- 
quently, the output Vo remains at the level to which the 
capacitor C is charged. When A also becomes high, 
transistors N1 and N2 will be turned on to discharge the 
capacitor towards ground, as shown in FIG. 4b. If A is 
the start signal delayed through a channel, and B is the 
STOP signal, this represents the controlled delay of the 
STOP signal being greater than the propagation delay 
of the channel. This C-element Vois the feedback signal 
which changes the state of the flip-flop 19 on the next 
cycle clock pulse to cause the STOP delay to be de- 
creased until its trailing edge occurs too early. The 
flip-flop 19 is then reversed and the STOP delay is 
increased. This alternating between lengthening and 
shortening the time delay of the STOP signal (Le., the 
termination of the STOP signal in this embodiment) will 
continue until the trailing edge of the propagation de- 
layed START signal at terminal A coincides with the 
trailing edge of the STOP signal at the terminal B. 
As shown in FIGS. 4b and c, the next STOP signal 
occurs so soon after the output signal Vo begins to 
change that it does not completely discharge to ground 
in one case, or completely charge to VDD in another 
case, but the charge or discharge level will be sufficient 
to determine whether the output should be a 1 or a 0 
through design of an input amplifier of the multiplexer. 
In either embodiment, an amplifier with positive feed- 
back at the output of the Muller C-element may be 
included to staticize the level of the OUT signal fed 
back to the flip-flop 19 as a 1 or a 0 level. This illustrates 
the principles of operation of the Muller C-elements. Its 
operation in the present invention will now be described 
more fully with reference to FIGS. 5a and 6. 
In FIG. Sa, a START signal is shown initiated after 
the reset monostable multivibrator 23 and arm monosta- 
ble multivibrator 25 have timed out. After a time delay 
tdp due to propagation through a channel, the START 
pulse emerges as a signal A. When the reset monostable 
multivibrator has timed out to clear the flip-flop 21, the 
monostable multivibrator 26 times out and presets the 
flip-flop 21 to the one state. 
Once the voltage controlled delay monostable multi- 
vibrator 20 has timed out, the trailing edge of its output 
signal triggers the flip-flop 21 to its zero state (Q low). 
Note that the STOP signal always begins at the end of 
the reset time upon the start delay monostable multivi- 
brator 20 timing out. And finally, note the START 
signal is always delayed by the short period of the multi- 
vibrator 27 which is part of the arm period. That time is 
so short that is not shown in FIGS. 5a and b. 
When the monostable multivibrator 20 times out to 
reset the flip-flop 21, the STOP signal drops, but the 
Muller C-element of the selected channel does not pro- 
duce an OUT signal. The STOP signal is the B input 
shown in FIG. 4a. When both the A and B are low, 
transistors P I  and P2 are on to charge the capacitor C, so 
the Muller C-element is high during the first part of 
every cycle. When B goes high during the arm period, 
transistors Pi and N2 are off, so the capacitor remains 
charged until such time as both A and B are high, which 
occurs only if the STOP signal overlaps the propaga- 
tion delayed START signal, Le., the A signal as shown 
in FIG. 5b. The OUT signal is fed directly back as the 
IN signal to the flip-flop 19 to enable it to be triggered 
to its alternate state upon the occurrence of the next 
7 
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clock pulse. That will cause the integrator to start ramp- 
ing down, and thus decrease the timing of the STOP 
signal. As the STOP signal timing is decreased, it will 
reach a point where there is no overlap between it and 
the A signal, and the flip-flop 19 will be reset by the next 
clock pulse. This will cause the integrator to again ramp 
up to increase the STOP signal timing. The integrator 
will thus be caused to alternately ramp up and down at 
shorter and shorter intervals, until it alternates with 
every clock pulse. The STOP signal timing is then said 
to be locked on the propagation delay tdp which is mea- 
sured by timing the period between the START signal 
and the end of the STOP signal. 
The locked in condition is theoretically the condition 
where the time delay controlled by the integrator, 
shown as tm in FIGS. 5a and b, is equal to the channel 
propagation delay tdp plus or  minus some small differ- 
ence. However, owing to the fact that the leading and 
trailing edges of the START and STOP signals slope, 
and to the fact that the capacitor of the Muller C-ele- 
ment does not always fully charge and discharge, there 
is some uncertainty in the measured propagation delay. 
To reduce that uncertainty, the propagation delay tdp is 
measured over many cycles after lock in, typically 105 
cycles, and the average is then taken as the precise 
measurement. The averaging procedure will also elimi- 
nate any measurement error that may be inherent in the 
operation of that timer. 
Although a particular embodiment has been disclosed 
using largely analog techniques for the timing wave- 
form generator, it should be recognized that in the 
broadest asDects of the invention, the timing waveform 
1. A method for measuring propagation delays of 
channels in integrated circuits on a semiconductor chip 
comprising the steps of 
providing as integrated circuits on said semiconduc- 
tor chip an array of two-input logic elements, one 
logic element for each channel having one input 
terminal connected to the output of its associated 
channel with minimum loading of the channel, and 
each logic element having an output terminal cou- 
pled to an array output terminal, a connection from 
a first system input terminal to an input terminal of 
said channels, and a connection from a second 
system input terminal to the second input terminal 
of each logic element in common, 
cyclically applying a first signal to said first system 
input terminal, 
cyclically applying a second signal to said second 
system input terminal with a controlled time delay, 
observing the output of a selected logic element to 
determine which of said first signal, delayed by an 
associated channel, and said second signal occurs 
first during each cycle, 
increasing the controlled time delay of the second 
signal if it occurs first, and decreasing the con- 
trolled time delay of the second signal if it occurs 
last during each cycle, and 
measuring the period between the time said first sig- 
nal is applied and the time said second signal is 
applied as a measure of channel propagation time 
2. A method as defined in claim 1 wherein the step of 
measuring the period between the time said first signal 
5 
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generator could be implemented with digital tech- is applied and ihe time said second signal is applied is 
niques, where the OUT signal is used to increment the carried out by counting clock pulses over a plurality of 
STOP signal timing, and the absence of an OUT signal 35 cycles of said first and second signals, and averaging the 
is used to decrement the STOP signal timing by incre- results. 
menting and decrementing a binary register, and using a 3. A method as defined in claim 1 wherein said chan- 
clock counter to time the STOP signal until the counter nels are connected in series, each one being connected 
equals the binary content of the register. In order to to a preceding one, and the first one connected to said 
lock in rapidly, the binary number used to increment 40 first system input terminal, and said array includes a 
and decrement the register may itself be made smaller multiplexer for coupling the output of a selected logic 
by a binary search algorithm for each cycle until that element to said array output terminal. 
number is reduced to one. Such a digital technique 4. A method as defined in claim 1 wherein said chan- 
could be made sufficiently precise to obviate the need nels have their input terminals connected to said first 
for averaging, and in fact the content of the register 45 system input terminal in common, and said sampler 
after lock-in may be taken as the measure of tdp if the array includes a multiplexer for coupling the output of 
least significant bit of the control is sufficiently small. a selected logic element to said array output terminal. 
The propagation delay data obtained for channels of 5. A method as defined in claim 4 wherein said first 
different design parameters can be very helpful to IC and second signals are step-wave signals, and observa- 
designers, in conjunction with validated circuit models, 50 tion of which of said first and second step-wave signals 
to make proper decisions in selecting integrated circuit occurs first is made by two-input logic elements, one for 
design parameters, such as load, length and width of each channel receiving a channel delayed first signal 
transistor geometries in very large scale IC application. and said second signal. 
The propagation delay data may also be used to evalu- 6. A method as defined in claim 5 wherein said two- 
ate the characteristics of circuits on an integrated circuit 55 input logic element determines during each cycle when 
chip. If the channels are provided as a separate test both logic signals are low and produces a low output 
circuit on the chip, it can be inferred that the functional signal until it determines both signals are high to pro- 
circuit in the chip has the same propagation delay char- duce a high output signal for positive step-wave first 
acteristics. But it would be possible to adapt the present and second signals, and vice versa for negative step- 
method to measure the propagation delay of selected 60 wave first and second signals, and said output signal 
channels in the functional circuit directly by incorporat- level from each cycle is stored until the next cycle. 
ing in the integrated circuit the ability to apply the 7. A method for characterizing propagation delays of 
START and STOP pulses and detect coincidence at active elements in integrated circuits comprising the 
appropriate points in the circuit. Yet other modifica- steps of 
tions and equivalents will occur to those skilled in the 65 producing an array of integrated circuit channels, 
art. Consequently, the scope of the claims is intended to each with a plurality of active elements connected 
cover such modifications and equivalents. in cascade together with an addressable multi- 
plexer and a plurality of two-input logic elements, What is claimed is: 
4,688,947 
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said active elements in a channel having the same through a selected channel and said second signal 
parameters, with active elements in different chan- occurs first during each cycle of said generator, 
nels having different parameters, one logic element means for increasing the controlled time delay of the 
for each channel having one input terminal con- second signal if it occurs first, and decreasing the 
nected to the output of its associated channel and 5 controlled time delay of the second signal if it oc- 
having an output terminal connected to said multi- curs last during each cycle, and 
plexer for selective coupling of said logic elements means off of said chip connected to said timing wave- 
to an output of said multiplexer, a connection from form generator for measuring the period between 
a first system input terminal to an input terminal of the time said first signal is applied and the time said 
all channels in common, and a connection from a 10 second signal is applied to said integrated circuit 
second system input terminal to the second input sampler array as a measure of channel propagation 
terminal of each logic element in common, time delay. 
cyclically applying a first signal to said first system 10. Apparatus as defined in claim 9 wherein said 
input terminal, channels are connected in series, each one being con- 
cyclically applying a second signal to said second 15 nected to a preceding one, and the first one connected 
system input terminal with a controlled time delay, to said first system input terminal, and said integrated 
determining which of said first signal delayed by a circuit sampler array includes a multiplexer for cou- 
selected channel and said second signal occurs first pling the output of a selected logic element to said array 
during each cycle, output terminal. 
increasing the controlled time delay of the second 20 11. Apparatus as defined in claim 9 wherein said 
signal if it occurs first, and decreasing the con- channels have their input terminals connected to said 
trolled time delay of the second signal if it occurs first system input terminal in common, and said inte- 
last during each cycle, grated circuit sampler array includes a multiplexer for 
determining the period between the time said first coupling the output of a selected logic element to said 
signal is applied and the time said second signal is 25 array output terminal. 
applied as a measure of propagation time delay 12. Apparatus as defined in claim 10 or 11 wherein 
through a plurality of active elements, and said two-input logic element includes means for storing 
repeating the procedure for all channels of said array, its output signal during each cycle until the next cycle, 
whereby the propagation delay of active elements and said waveform generator includes means for read- 
of different parameters is determined by dividing 30 ing out the stored signal of a selected two-input logic 
the propagation delay of each channel by the num- element at the beginning of each cycle, and storing the 
ber of active elements in each channel. signal thus read during the next cycle for control of the 
8. A method as defined in claim 7 wherein at least one increase or decrease of the time delay of said second 
additional channel is provided in said array comprised signal. 
of a conductive metal trace for use in measuring propa- 35 13. Apparatus as defined in claim 12 wherein each 
gation delay through metal traces in integrated circuits, two-input logic element is comprised of a two-input 
whereby a baseline for propagation delay measurements Muller C-element. 
of channels having active elements is determined by 14. Apparatus for characterizing propagation delays 
measuring the propagation delay of said additional of active elements in integrated circuits comprising 
channel, and having determined said baseline, subtract- 40 an array of integrated circuit channels on a semicon- 
ing said baseline from the measured propagation delay ductor chip, each with a plurality of active ele- 
of said plurality of channels before dividing by the num- ments connected in cascade together with an ad- 
ber of active elements in said channels to determine the dressable multiplexer on said chip and a plurality of 
propagation delay of active elements in said channels two-input logic elements on said chip, said active 
having different design parameters. elements in a channel having the same parameters, 
9. Apparatus for measuring propagation delays of with active elements in different channels having 
channels in integrated circuits on a semiconductor chip different parameters, one logic element for each 
comprising channel on said chip having one input terminal 
an integrated circuit sampler array on said chip, said connected to the output of its associated channel 
sampler array comprising a plurality of two-input 50 and having an output terminal on said chip con- 
logic elements, one logic element for each channel nected to said multiplexer, whereby selective cou- 
having one input terminal connected to.the output pling of said logic elements to said output terminal 
of its associated channel and having an output ter- by said multiplexer is made, a connection from a 
minal coupled to an array output terminal, a con- first system input terminal on said chip to an input 
nection from a first system input terminal to an 55 terminal on said chip of all channels in common, 
input terminal of said channels, and a connection and a connection from a second system input termi- 
from a second system input terminal to the second nal on said chip to the second input terminal of 
input terminal of each logic element in common, each logic element in common on said chip, 
a timing waveform generator off said chip for cycli- means for cyclically generating first and second step- 
cally producing first and second step-wave signals 60 wave signals with a controlled time delay of said 
with controlled delay of said second signal relative second signal, 
to the first signal, means for applying said first signal from said generat- 
means for applying said first signal from said genera- ing means to said first system input terminal, 
tor to said first system input terminal, means for applying said second signal from said gen- 
means for applying said second signal to said second 65 erating means to said second system input terminal, 
system input terminal, means comprised of said two-input logic elements for 
means comprised of said two-input logic elements for determining on chip which of said first signal de- 
determining which of said first signal propagated layed by propagation through a selected channel 
45 
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and said second signal occurs first during each 
cycle, 
means for increasing the controlled time delay of the 
second signal in said generating means if it occurs 
first, and decreasing the controlled time delay of 
the second signal in said generating means if it 
occurs last during each cycle, 
means connected directly to said signal generating 
means for measuring the period between the time 
said first signal is applied and the time said second 
signal is applied as a measure of propagation time 
delay through a plurality of active elements. 
15. Apparatus as defined in claim 14 wherein at least 
one additional channel is provided in said array com- 
5 prised of a conductive metal trace deposited as part of 
said integrated circuit, whereby a baseline for propaga- 
tion delay measurements of an integrated circuit may be 
determined by measuring the propagation delay of said 
additional channel. 
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